42 lines
646 B
C
42 lines
646 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (c) 2019 MediaTek Inc.
|
|
* Author: Sagy Shih <sagy.shih@mediatek.com>
|
|
*/
|
|
|
|
#ifndef __BWL_PLATFORM_H__
|
|
#define __BWL_PLATFORM_H__
|
|
|
|
enum BWL_ENV {
|
|
BWL_ENV_LPDDR4_2CH,
|
|
BWL_ENV_MAX
|
|
};
|
|
|
|
enum BWL_SCN {
|
|
BWL_SCN_ICFP,
|
|
BWL_SCN_UI,
|
|
BWL_SCN_MAX,
|
|
};
|
|
|
|
enum BWL_CEN_REG {
|
|
BWL_CEN_0x00000100,
|
|
BWL_CEN_0x00000108,
|
|
BWL_CEN_0x00000110,
|
|
BWL_CEN_0x00000118,
|
|
BWL_CEN_0x00000120,
|
|
BWL_CEN_0x00000124,
|
|
BWL_CEN_0x00000128,
|
|
BWL_CEN_0x00000130,
|
|
BWL_CEN_0x00000138,
|
|
BWL_CEN_MAX,
|
|
};
|
|
|
|
enum BWL_CHN_REG {
|
|
BWL_CHN_0x0000015c,
|
|
BWL_CHN_MAX,
|
|
};
|
|
|
|
#define SCN_DEFAULT BWL_SCN_UI
|
|
|
|
#endif /* __BWL_PLATFORM_H__ */
|