47 lines
1.2 KiB
C
47 lines
1.2 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (c) 2015 MediaTek Inc.
|
|
*/
|
|
|
|
#ifndef __MDP_BASE_H__
|
|
#define __MDP_BASE_H__
|
|
|
|
#define MDP_HW_CHECK
|
|
|
|
static u32 mdp_engine_port[ENGBASE_COUNT] = {
|
|
0, /*ENGBASE_MMSYS_CONFIG_BASE,*/
|
|
0, /*ENGBASE_MDP_RDMA0_BASE,*/
|
|
0, /*ENGBASE_MDP_CCORR0_BASE,*/
|
|
0, /*ENGBASE_MDP_RSZ0_BASE,*/
|
|
0, /*ENGBASE_MDP_RSZ1_BASE,*/
|
|
0, /*ENGBASE_MDP_WDMA_BASE,*/
|
|
0, /*ENGBASE_MDP_WROT0_BASE,*/
|
|
0, /*ENGBASE_MDP_TDSHP0_BASE,*/
|
|
0, /*ENGBASE_MDP_COLOR0_BASE,*/
|
|
0, /*ENGBASE_MMSYS_MUTEX_BASE,*/
|
|
0, /*ENGBASE_ISP_CAMSYS*/
|
|
0, /*ENGBASE_ISP_CAM*/
|
|
0, /*ENGBASE_ISP_CAM_DMA*/
|
|
0, /*ENGBASE_IMGSYS,*/
|
|
0, /*ENGBASE_ISP_DIP1,*/
|
|
};
|
|
|
|
static u32 mdp_base[] = {
|
|
[ENGBASE_MMSYS_CONFIG] = 0x14000000,
|
|
[ENGBASE_MDP_RDMA0] = 0x14004000,
|
|
[ENGBASE_MDP_CCORR0] = 0x14005000,
|
|
[ENGBASE_MDP_RSZ0] = 0x14006000,
|
|
[ENGBASE_MDP_RSZ1] = 0x14007000,
|
|
[ENGBASE_MDP_WDMA] = 0x14008000,
|
|
[ENGBASE_MDP_WROT0] = 0x14009000,
|
|
[ENGBASE_MDP_TDSHP0] = 0x1400a000,
|
|
[ENGBASE_MDP_COLOR0] = 0x1400f000,
|
|
[ENGBASE_MMSYS_MUTEX] = 0x14001000,
|
|
[ENGBASE_ISP_CAMSYS] = 0x15000000,
|
|
[ENGBASE_ISP_CAM] = 0x15004000,
|
|
[ENGBASE_ISP_CAM_DMA] = 0x15007000,
|
|
[ENGBASE_IMGSYS] = 0x15020000,
|
|
[ENGBASE_ISP_DIP1] = 0x15022000,
|
|
};
|
|
#endif
|